Frequently Asked Questions

Select a Category

Knowledge Base > Discontinued Products > 8×8 DSP

Why do the DSP delay modules in SymNet Designer require so little DSP resource?

The actual delay memory is a handled outside of the SHARC DSP chips – by fast synchronous DRAM chips that can be accessed extremely quickly by the DSP. This greatly reduces the ‘load’ on the DSP core.

How can we help?
Twitter
LinkedIn
Instagram